Research of 64-bits RISC Dual-Core Microprocessor with High Performance and Low Power Consumption

Gang ZOU, Zhibiao SHAO, Linghao LI


A 64-bits RISC Dual-Core microprocessor with high performance and low power consumption is presented in this paper. The processor has a symmetric architecture with two cores. Each of them has three stage pipeline, 64-bit data-path and 64-bit address port. A novel shared register module, redundant Booth3 algorithm and eapfrog Wallace tree architecture are introduced to the microprocessor, and both the performance and power consumption of it has been improved enormously.As the FPGA simulation result indicates, the power consumption is decreased by 14% and the longest data-path is shortened by 25%.


Dual-Core, Booth algorithm, Wallace tree



  • There are currently no refbacks.

Copyright (c) 2018 Universitas Ahmad Dahlan

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.

TELKOMNIKA Telecommunication, Computing, Electronics and Control
online system:
Phone: +62 (274) 563515, 511830, 379418, 371120 ext: 3208
Fax    : +62 (274) 564604