Image Encryption using Simple Algorithm on FPGA

Barlian Henryranu Prasetio, Eko Setiawan, Adharul Muttaqin


Data security becomes one of the things that need to be considered. The Sum of Product (SOP) Encryption is one of simple algorithm. The SOP encryption is not a public-key system to encrypt data. it is almost unbreakable through brute force method and vulnerable to attack because the encryption models have a fixed pattern. However, this drawback can be avoided through the compression process to remove the pattern file. SOP encryption algorithm can use a Boolean algebra combination functions such as AND gate and OR gate. Simple algorithm in hardware language VHSIC Hardware Description Language (VHDL) is on data bits level. The purpose of this research is implementation of image encryption algorithm to produce a quick image encryption system. From result test, the image processing time without encryption average 4.999ns/px and 13.51ns/px with encryption.


Encryption, Image, Simple Algorithm, VHDL

Full Text:



Adib El S, Raissaoni N. AES Encryption Algorithm Hardware Hardware Implementation Architecture: Resource and Execution Time Optimization, IJINS. 2012; 1(2): 110-118.

B Badrignans et al. Security Trends for FPGAS. Perancis: Springer. 2011.

Rouvroy. G et al. Compact and efficient encryption/decryption module for FPGA implementation of the AES Rijndael very well suited for small embedded applications. Information Technology: Coding and Computing, Proceedings, International Conference. ITCC. 2004; 2.

Latief.M. Studi Perbandingan Enkripsi Menggunakan Algoritma IDEA Dan MMB. Jurnal Media elektrik. 2009; 4(2).

Munir R. Analisis Serangan dengan Selective Plaintext pada Sebuah Algoritma Enkripsi Citra Berbasis Chaos. Seminar Nasional dan Expo Teknik Elektro. 2012; :24.

Hou F. Novel Physically-Embedded Data Encryption for Embedded Device. Trust, Security and Privacy in Computing and Communications (TrustCom). 12th IEEE International Conference. 2013.

Juaneni ., .Enkripsi. Diktat Kuliah Universitas Widyatam. Bandung. 2012.

Patel P, xilinx Inc. Tutorial IND2A: Embedded Systems Design with Xilinx Virtex-5 Series FPGA. VLSI Design. Held jointly with 6th International Conference on Embedded Systems. 20th International Conference. 2007.

Azzaz MS. FPGA implementation of new real-time image encryption based switching chaotic systems. Signals and Systems Conference (ISSC). IET Irish. 2009.

T Kim, W Jao, S Jjiang. Circuit optimization using carry-save-adder cells. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems CAD.1998; 17: 974–984.

A Mathur, S Saluja. Improved merging of datapath operators using information content and required precision analysis. Proceedings of the 38th conference on Design Automation. 2001: 462-467, 2001.

A K Verma, P Ienne. Improved Use of the Carry-Save Representation for the Synthesis of Complex Arithmetic Circuits. Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design. 2004; 791-798.

A Fayed, W Elgharbawy, M Bayoumi. A data merging technique for highspeed low-power multiply accumulate units. IEEE International Conference on Acoustics, Speech, and Signal Processing. 2004; 5: 145–148.

Xilinx. Spartan-3E FPGA Famili Datasheet. USA. 2012


Article Metrics

Abstract view : 161 times
PDF - 202 times


  • There are currently no refbacks.

Copyright (c) 2015 Universitas Ahmad Dahlan

TELKOMNIKA Telecommunication, Computing, Electronics and Control
ISSN: 1693-6930, e-ISSN: 2302-9293
Universitas Ahmad Dahlan, 4th Campus, 9th Floor, LPPI Room
Jl. Ringroad Selatan, Kragilan, Tamanan, Banguntapan, Bantul, Yogyakarta, Indonesia 55191
Phone: +62 (274) 563515, 511830, 379418, 371120 ext. 4902, Fax: +62 274 564604

Creative Commons License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.