Implementation and Analysis of Reversible logic Based Arithmetic Logic Unit

Shaveta Thakral*1, Dipali Bansal2, S.K.Chakarvarti3

1,2Department of Electronics and Communication Engineering, Faculty of Engineering and Technology, Manav Rachna International University, Faridabad, India
3EX-Manav Rachna International University, Faridabad, India
*Corresponding author, email: shaveta.fet@mriu.edu.in

Abstract

There is a tremendous growth in fabrication from small scale integration (SSI) to giant scale integration (GSI). It however raises a question of sustainability of Moore’s law due to almost intolerable levels of power consumption. Researchers have invented a lot of methods to reduce power consumption and recent technologies are switching to reversible logic. Reversible logic has various applications in fields of computer graphics, optical information processing, quantum computing, DNA computing, ultra low power CMOS design and communication. ALU is considered to be the basic building block of a CPU in the computing environment and portability in computing system highly demands reversible logic based ALU. Modern processors usually have a word length of 32 or 64 bits. Divide and conquer approach cascades n number of 1 bit ALU to implement n bit ALU. Several researchers have proposed 1-bit ALU design using various reversible logic gates. This paper aims at categorizing various ways of implementation in VHDL using Xilinx ISE design suit 14.2 tool and comparative analysis of existing 1 bit ALU designs in terms of optimization metrics like power consumption, number of gates, number of constant inputs, number of garbage outputs and quantum cost. ALU realized using carry save adder block is found to be most optimum design in terms of gate count and quantum cost.

Keywords: Reversible logic, ALU, GSI, Quantum cost, optimization metrics

1. Introduction

In this paper it is proposed to simulate results of various ALU designs and give a comparative analysis of designs in terms of various parameters like power consumption, number of gates, quantum cost, logic operations and garbage outputs. Main target is to find out ALU design with least quantum cost and identify whether divide and conquer approach fits to cascade n number of 1 bit ALU to configure n bit ALU. Background on Reversible logic, various reversible logic gates used in existing ALU designs and brief description about existing ALU designs are further discussed in section 1.1 and 1.2.

1.1. Background on Reversible Logic

In 1961, Landauer [1] stated that “amount of energy dissipated for every bit erasure during an irreversible operation is given by KTln2 joules where K is Boltzmann’s constant, and T is the operating temperature”. In 1973 Bennett [2] proposed the solution to Landauer statement and showed that KTln2 energy dissipation would not occur, if computation is done in a reversible manner since amount of energy dissipated in a system depends directly on numbers of bits erased during computation. Classical gates like two input AND, OR, NAND, NOR, XOR and XNOR are irreversible as input states can’t be uniquely reconstructed from output states. Here two-bit input state is mapped to one-bit output state leads to the erasure of one bit and consequently loss of energy. This energy loss can be avoided by mapping n bit input states to n bit output states so that input states can be uniquely recovered from output states and under such circumstances, a gate is said to be reversible. The optimization metrics of reversible logic circuits are quantum cost, ancillary input, garbage output etc.

The quantum cost of a reversible gate is total number of 1x1 and 2x2 reversible gates required in the design. The quantum costs of all reversible 1x1, as well as 2x2 gates, are taken as one. Since every reversible gate consists of various 1 x 1 or 2 x 2 quantum gates are taken
from NCV gate library containing combinations of NOT, CNOT and controlled V and controlled V+ gates, therefore the quantum cost of a reversible gate can be calculated by counting the numbers of NOT, Controlled-V, Controlled-V+ and CNOT gates.

To achieve reversibility, it is must to map n bit input states to bit n output states and sometimes every gate output is nor used as input to some other gates nor acting as a useful desired output. These undesired or unused outputs that are deliberately obtained to maintain reversibility criterion of a reversible gate (or circuit) are known as Garbage Outputs. Garbage outputs for any reversible logic circuit should be as low as possible.

To achieve reversibility, it is must to map n bit input states to n bit output states. These constant inputs 0 or 1 which are deliberately applied to maintain reversibility criterion of a reversible gate (or circuit) are known as Ancillary Inputs. Ancillary inputs for any reversible logic circuit should be as low as possible. Reversible logic gates used in existing ALU designs are further discussed.

It is very important to know that out of four 1*1 one-qubit gates; only two are reversible i.e. trivial gate and not the gate. Similarly out of 256 possible 2*2 two-qubit gates; only 24 are reversible. There exist 16777216 different 3*3 three-qubit gates however number of reversible 3*3 gates is much smaller i.e. 40320. Some popular reversible logic gates that are used in proposed designs of ALU are given in Table 1 with their specification, expression, quantum cost, features and quantum implementation.

Table 1. Popular reversible logic gates used in existing ALU designs

<table>
<thead>
<tr>
<th>Reversible Logic Gate</th>
<th>Specification</th>
<th>Expression</th>
<th>Quantum Cost</th>
<th>Quantum Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td>NOT gate</td>
<td>1*1</td>
<td>P = \overline{A}</td>
<td>1</td>
<td><img src="image" alt="NOT gate" /></td>
</tr>
<tr>
<td>CNOT Gate</td>
<td>2*2</td>
<td>P = A \oplus B</td>
<td>1</td>
<td><img src="image" alt="CNOT gate" /></td>
</tr>
<tr>
<td>Toffoli/CCNOT Gate</td>
<td>3*3</td>
<td>P = A &amp; B &amp; C</td>
<td>5</td>
<td><img src="image" alt="Toffoli gate" /></td>
</tr>
</tbody>
</table>

1.2. ALU Background and Existing ALU Designs

ALU is a data processing unit, which is an important part in CPU. Different kinds of computers have different ALUs. In logical operations, there are NOT, OR, AND, XOR, etc. while in arithmetic operations there are addition, subtraction, etc. For generating a reversible ALU, each of these general elements, as shown in Figure 1, is build up with the help of reversible logic. The several sub-modules in the design are adder/Subtractor, Multiplier, and a logical unit.

All the operations are done simultaneously. Depending on the control signal, the needed result is offered at the output.

After a detailed analysis of the various designs of ALU, It has been concluded that each ALU could be divided based on dedicated design and control unit with adder. In the similar fashion these ALUs can also further be divided into two categories, named as: Single line output or Multi line output. So all the possible ALU designs category wise are summarized in Table 2.

Table 2. Categories of Various ALU Designs

<table>
<thead>
<tr>
<th>Design Structure/Number of Output Lines</th>
<th>Single Line Output</th>
<th>Multi Lines Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>Control Circuit based Design</td>
<td>Paper [18]</td>
<td>Not Existing</td>
</tr>
</tbody>
</table>

Implementation and Analysis of Reversible Logic Based ALU (Shaveta Thakral)
After an extensive literature survey work is divided into three categories. Brief description about existing ALU designs with these three categories are given in this section. Their simulation and comparative analysis is given in section 2 and conclusion is discussed in section 3.

**a) Type 1: Dedicated Design with Single Output**


Here authors have proposed a novel 5*5 reversible logic gate popular as MG i.e. Morrison gate that is used in designing of a novel reversible ALU along with HNG gate [16]. This design is verified using Xilinx 14 as shown in Figure 2. Reversible ALU designed with MG and HNG gates performs arithmetic operations such as addition and subtraction and logical operations as AND, OR, NAND, NOR, XOR, and buffer. After that, the comparison heading towards the flowing factors such as the ripple-carry, carry-select, logged stone carry-ahead adders is being observed. Figure 2 shows here with proposed methodology.

2) Paper [17]: Design1 and Design 2: Reversible Arithmetic Logic Unit

Here authors have proposed two approaches of ALU design i.e. control structure based reversible one-bit ALU and multiplexer based reversible one-bit ALU with further two types. Type 1 reversible one-bit ALU designing is done by using Peres gate, Feynman Gate, and Fredkin gate and Type 2 reversible one-bit ALU designing is done by Feynman gate, Fredkin gate, Peres gate, DPG gate and YAG gate. Control structure based reversible one-bit ALU designing is done by combinations of Toffoli, Feynman, and Fredkin gates. It has been concluded that multiplexer based designs of ALU process parallel. This leads to simplicity in design and verification, fast in operation but with a limitation of large logic width and more number of constant inputs while control structure based ALU has been found to be complex to design due to various controls and slow in operation because of larger logic depth.
simultaneously with benefits of smaller logic width and less number of constant inputs. Figure 4 shows here with proposed methodology.

b) Type 2: Control Circuit based Single Output

Paper [18]: An Arithmetic Logic Unit Design Based on Reversible Logic Gates. Here is this paper, ALU design consists of two main parts i.e. reversible function generator as control unit and reversible mode selection unit. These two parts are cascaded by combinations of Toffoli and NOT gates. Arithmetic and logical operations performed by this ALU are addition, subtraction, inversion, NOR, NAND, XOR, XNOR, AND, OR, Buffer. Figure 3 shows here with proposed methodology.

2. Simulation Results and Analysis

All proposed designs are verified using Xilinx 14 with simulation results shown in Figure 6 to Figure 10.

a) Type 1: Dedicated Design with Single Output


Function table of proposed design as per paper [16] is verified using Xilinx 14 as shown in Figure 6.
2) Paper [17]: Design 1 and Design 2: Reversible Arithmetic Logic Unit
Function tables of proposed design 1 and 2 as per paper [17] are verified using Xilinx 14 as shown in Figure 7 and Figure 8 respectively.

Figure 7. Control structure based reversible One-bit ALU

Figure 8. Multiplexer based reversible one-bit ALU

b) Type 2: Control Circuit based Single Output
Paper [18]: An Arithmetic Logic Unit Design Based on Reversible Logic Gates.
The function table of proposed design as per paper [18] is verified using Xilinx as shown in Figure 9.

Figure 9. Control circuit based single output ALU

Figure 10. Dedicated design with Multi Output one-bit ALU

c) Type 3: Dedicated Design with Multi Output
Paper [19]: Efficient design of ALU using reversible logic gates.
The function table of proposed design of ALU as per paper [19] is verified in Xilinx 14 as shown above in Figure 10.

This paper studied various proposed designs of ALU. These designs are based on reversible logic gates like NOT gate, Feynman gate, Fredkin gate, Toffoli gate, HNG gate, MG gate, Peres gate, double Peres gate. Implementation and verification of these designs is done using Xilinix 14. After study and implementation of various available designs for ALU, they have been classified into three categories. Comparison of various ALU designs in terms of power consumption is discussed in Table 3. Comparison based on optimization metrics like Number of gates, Quantum Cost, Logic Operations, Garbage Outputs, Constant Inputs, number of operations and Various types of gates used in designing of these ALUs is discussed in Table 4. Comparative analysis in terms of various optimization metrics of various proposed ALU design is shown in Figure 11.
Table 3. Power consumption of various ALU Designs

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Logic</td>
<td>0.19</td>
<td>0.02</td>
<td>0.01</td>
<td>0.16</td>
<td>0.06</td>
<td></td>
</tr>
<tr>
<td>Signals</td>
<td>0.47</td>
<td>0.07</td>
<td>0.04</td>
<td>0.36</td>
<td>0.18</td>
<td></td>
</tr>
<tr>
<td>IOS</td>
<td>34.36</td>
<td>6.95</td>
<td>4.67</td>
<td>57.99</td>
<td>28.49</td>
<td></td>
</tr>
<tr>
<td>Total</td>
<td>35.01</td>
<td>7.04</td>
<td>4.72</td>
<td>58.52</td>
<td>28.73</td>
<td></td>
</tr>
</tbody>
</table>

Table 4. Optimization metrics comparison of various ALU designs

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>No. of Gates</td>
<td>8</td>
<td>9</td>
<td>9</td>
<td>14</td>
<td>5</td>
</tr>
<tr>
<td>Quantum Cost</td>
<td>35</td>
<td>41</td>
<td>34</td>
<td>55</td>
<td>24</td>
</tr>
<tr>
<td>Logic operations</td>
<td>9</td>
<td>5</td>
<td>4</td>
<td>29</td>
<td>8</td>
</tr>
<tr>
<td>Garbage O/Ps</td>
<td>6</td>
<td>6</td>
<td>9</td>
<td>8</td>
<td>3</td>
</tr>
<tr>
<td>Constant I/Ps</td>
<td>2</td>
<td>1</td>
<td>5</td>
<td>8</td>
<td>2</td>
</tr>
<tr>
<td>Number of operations</td>
<td>9</td>
<td>5</td>
<td>4</td>
<td>29</td>
<td>8</td>
</tr>
<tr>
<td>N bit ALU(Divide &amp; conquer approach)</td>
<td>Not possible</td>
<td>Not possible</td>
<td>Not possible</td>
<td>Possible</td>
<td>Not possible</td>
</tr>
<tr>
<td>Type of Gates Used</td>
<td>HNG, MG, Feynman, Fredkin</td>
<td>Feynman, Fredkin, Toffoli</td>
<td>Feynman, Fredkin, Peres</td>
<td>CNOT, Toffoli</td>
<td>CSA, Toffoli, Fredkin, CNOT</td>
</tr>
</tbody>
</table>

Figure 11. Comparative analysis of various ALU designs

3. Conclusion

This paper aims at critical review in terms of categorizing various ways of designing, implementation and comparative analysis of existing 1 bit ALU designs using optimization metrics like power consumption, number of gates, number of constant inputs, number of garbage outputs and quantum cost using Xilinx ISE design suit 14.2 tool. Divide and conquer approach principle cascades n number of 1 bit ALU to implement n bit ALU which is latest in demand of all advanced processors. It is only possible in paper [18] yet quantum cost obtained is very high. ALU realized using carry save adder block in design 3 is found to be most optimum design in terms of gate count, garbage output and quantum cost. Optimization algorithm like ACO and parity preserving for fault tolerance are future prospective would prove to be significant in improving performance of smart ALU for crypto processor.

References


